ostitute for (use as n	Form 1449A/PT	Saru		Attorney Docket No.: Application Number: 1207.P006D 10/021,744			
	(A) Sept.	TRADENS		First Named Inventor: Ting et al. Filing Date: December 5, 2001			
	-car o	U	.S. PATEN	NT DOCUMENTS			
n. Cite No.'	U.S. Patent Number			me of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YYYY	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	
	Re. 34,363	E	F	reeman (Deceased)	8-31-1993		
				OPY OF PAPERS ORIGINALLY FILED			
				ORIGINALL	RECEIVE)	
					MAR 0 5 200	?	
					Technology Center	2100	

n.	Cite	For	eign Patent D	Document	Name of Patentee or Applicant	Date of	Pages,	Т
No.'	Office ³	Number ⁴	Kind Code' (If known)	of Cited Document	Publication of Cited Document MM-DD- YYYY	Document Relevant Passages or		
4								
			<u> </u>					L.,

AINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in mance and not considered. Include copy of this form with next communication to applicant.

miner nature

te citation designation number. ³See attached Kinds of U.S. Patent Documents. ³Enter Office that issued the document, by the two-code (WIPO Standard S.3). ⁴For Japanese patent documents, the indication of the year of reign of the Emperor must precede the serial of the patent document. ³Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 ible. ⁴Applicant is to place a check mark here if English language Translation is attached.

•	• .				
	Form 1449A/PT(many sheets as necess		Attorney Docket No.: 1207P006D	Application Numb 10/021,744	er:
Page 1 of 5	FEB 1 1 2002	F0,05	First Named Inventor: Benjamin S. Ting		
	FEB 1 1 ZULZ	i,	Filing Date:		
	CA DEMP	ŧ:	December 5, 2001		
	- AUE	U.	S. PATENT DOCUMENTS		
Exam. Cite Initial* No.	U.S. Patent I	Ocument	Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document	Pages, Columns,
INITIAL INO.	Number	Kind Code ² (If known)	RECEN		Lines, Where Relevant
			FEB 1 5 2	002	Passages or Relevant Figures Appear
Ph	4,020,469		Manninghnology Cent	er 2100-26-77	
9	4,661,901		Veneski	4-28-87	
	4,700,187		Furtek	10-13-87	
	4,720,780	1	Dolecek	1-19-88	
	4,736,333		Mead et al.	4-5-88	-
	4,815,003		Putatunda et al.	3-21-89	
	4,847,612		Kaplinsky	7-11-89	
	4,870,302		Freeman	9-26-89	
	4,918,440		Furtek	4-17-90	
	4,935,734		Austin	6-19-01	
	4,992,680		Benedetti et al.	2-12-91	
	5,144,166		Camarota et al.	9-1-92	
4	5,204,556		Shankar	4-20-93	
4)	5,208,491		Ebeling et al.	5-4-93	

Exam. Cite	For	eign Patent Do	cument	Name of Patentee or Applicant	Date of	Pages,	T	
Initial*	No.¹	Office ³	Number ⁴	Kind Code ³ (If known)	of Cited Document	Publication of Cited Document MM-DD- YYYY	Columns, Lines, Where Relevant Passages or Relevant Figures Appear	
		EP	0415542 A1	A1	Advanced Micro Devices, Inc.	03/06/91		
		EP	0630115 A2	A2	Pilkington Micro-Electronics Limited	12/21/94		
		GB	2180382 A		Pilkington Micro-Electronics Limited	03/25/87		
		GB	2295738 A		Altera Corporation	06/05/96		

Examiner Signature Date Considered 69/15/00

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

'Unique citation designation number. 'See attached Kinds of U.S. Patent Documents. 'Enter Office that issued the document, by the two-letter code (WIPO Standard S.3). 'For Japanese patent documents, the indication of the year of reign of the Emperor must precede the serial number of the patent document. 'Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. 'Applicant is to place a check mark here if English language Translation is attached.

.a. •	•							
Substitute for (use as	Form 1449A/P	TO (Modified)		Attorney Docket No.: 1207P006D		lication Numb 021,744	er:	
Page 2 of 5	FEB 1 1	70, 1 2002 1		First Named Inventor: Benjamin S. Ting				
	BATTAL	Š		Filing Date:	:			
	W.	. o Ex re		December 5, 2001				
U.S. PATENT DOCUMENTS								
Exam. Cite	U.S. Paten	t Document		me of Patentee or Applicant		te of Publication	Pages,	
Initial* No.	Number	Kind Code ²		of Cited Document		Cited Document MM-DD-YYYY	Columns, Lines, Where	
		(If known)					Relevant Passages or Relevant Figures Appear	
0	5,221,865	RECE	IVED	Phillips et al.		6-22-93		
7	5,243,238	550.4	~ 0000	Kean		9-7-93		
7/	5,260,610	FEB 1		Pedersen et al.		11-9-93		
7	5,296,759	Technology (Center 2100	Sutherland et al.		3-22-94		
	5,298,805	100111101097		Garverick et al.		3-29-94		
/	5,329,470			Sample et al.		7-12-94		
	5,396,126			Britton et al.		3-7-95		
	5,406,525			Nicholes		4-11-95	•	
	5,455,525			Ho et al.		10-3-95		
	5,457,410			Ting		10-10-95		
	5,469,003			Kean		11-21-95		
	5,477,067			Isomura et al.		12-19-95		
	5,485,103			Pederson et al.		1-16-96		
47	5,519,629			Snider		5-21-96	•	

				FO	REIGN PATENT DOCUMENTS			
Exam. Initial*	Cite No.¹	For Office ³	eign Patent D Number ⁴	Kind Code ³ (If known)	Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-	Pages, Columns, Lines, Where Relevant Passages or Relevant	T
•		1070	WO92/082	86 A1	Concurrent Logic, Inc.	05/14/92	Figures Appear	
~#Z	-		WO94/284		Regents of the University of California	12/08/94		
20			WO96/059		Minnesota Mining and Manufacturing Company	02/29/96		
11			WQ96/352		BTR, Inc.	11/07/96		

Examiner Signature Date Considered 69/15/or

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

'Unique citation designation number. 'See attached Kinds of U.S. Patent Documents. 'Enter Office that issued the document, by the two-letter code (WIPO Standard S.3). 'For Japanese patent documents, the indication of the year of reign of the Emperor must precede the serial number of the patent document. 'Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. 'Applicant is to place a check mark here if English language Translation is attached.

Substitute for Form 1449A/PTO (Modified) (use as many sheets as necessary)	Attorney Docket No.: 1207P006D	Application Number: 10/021,744
Page 3 of 5	First Named Inventor: Benjamin S. Ting	
FEB 1 1 2002	Filing Date:	
We with	December 5, 2001	
RADEMA	U.S. PATENT DOCUMENTS	
Exam. Cite U.S. Patent Document	Name of Patentee or Applicant	Date of Publication Pages,
Initial* No.' Number Kind Code ²	of Cited Document	of Cited Document Columns, MM-DD-YYYY Lines, Where
(If known)		Relevant
		Passages or Relevant
		Figures
<i>P</i> = 550,792	Cliff et al.	8-27-96 Appear
5,550,782	Kean	9-3-96
5,552,722		
5,572,148	Lytle et al.	11-5-96
5,581,199	Pierce et al.	12-3-96
5,581,767	Katsuki et al.	12-3-96
5,835,405	Tsui et al.	11-10-98
5,894,228	Reddy et al.	4-13-99
5,903,165	Jones et al.	5-11-99
		PECFIVED
· · · · · · · · · · · · · · · · · · ·		1-0
		FEB 1 5 2002
	·	chnology Center 2 100
	Te	Chuoingh course

Exam. Cite	Fore	ign Patent Do	cument	Name of Patentee or Applicant	Date of	Pages,	T	
Initial*	No.¹	Office ³	Number ⁴	Kind Code ³ (If known)	of Cited Document	Publication of Cited Document MM-DD- YYYY	Columns, Lines, Where Relevant Passages or Relevant Figures Appear	
		- PCT-	WO94/1075	4 A1	Xilinx, Inc.	05/11/94		
		PCTLOO	WO95/0440	4 A1	Advantage Logic, Inc.	02/09/95		

Examiner Signature Date Considered Oylubu

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

'Unique citation designation number. 'See attached Kinds of U.S. Patent Documents. 'Enter Office that issued the document, by the two-letter code (WIPO Standard S.3). 'For Japanese patent documents, the indication of the year of reign of the Emperor must precede the serial number of the patent document. 'Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. 'Applicant is to place a check mark here if English language Translation is attached.

First Named Inventor: Benjamin S. Ting Filing Date: December 5, 2001 OTHER ART – NO PATENT LITERATURE DOCUMENTS	Substitute i	for Form as many si	n 1449A/PTO (Modified) theets as necessary)	Attorney Docket No.: 1207P006D	Application 10/021,744			
Filing Date: December 5, 2001 OTHER ART – NO PATENT LITERATURE DOCUMENTS Examiner Initials* Cite Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published RICHARD CLIFF et al., "A Dual Granularity and Globally Interconnected Architecture for a Programmable Logic Device", Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, May 1993, pp. 7.3.1-7.3.5. Altera Corporation, Data Sheet, "Flex EPF81188 12,000-Gate Programmable Logic Device", September 1992, Version 1. MINNICK, R.C., "A Survey of Microcellular Research", Journal of the Association for Computing Machinery", Vol. 14, No. 2, April 1967, pp. 203-241. SHOUP, R.G., "Programmable Cellular Logic Arrays", Ph.D dissertation, Carnegie-Mellon University, Pittsburgh, PA, March 1970 - Partial. SPANDORFER, L.M., "Synthesis of Logic Functions on an Array of Integrated Circuits", UNIVAC, Division of Sperry Rand Corporation, Blue Bell, PA, Contract AF 19 (628):2907, AFCRI. 66-298, Project No. 464504, November 30, 1965. PING-TSUNG WANG et al., "A High Performance FPGA with Hierarchical Interconnection Structure", Institute of Electrical and Electronic Engineers, pp. 239-242, May 30, 1994. Motorola Product Brief, "MPA10XX Field Programmable Gate Arrays", pp. 4 pages total, September 27, 1993. KRAMBECK, R.H. "ORCA: A High Performance, Easy to Use SRAM Based Architecture", Wescon "93 record, pp. 310-320, September 20-30, 1993. BUFFOLI et al., "Dynamically Reconfigurable Devices used to Implement a Self-Tuning, High Performance PID Controller », IEEE 1989, pp. 107-112.			£100					
Examiner Initials* Cite Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published RICHARD CLIFF et al., "A Dual Granularity and Globally Interconnected Architecture for a Programmable Logic Device", Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, May 1993, pp. 7.3.1-7.3.5. Altera Corporation, Data Sheet, "Flex EPF81188 12,000-Gate Programmable Logic Device", September 1992, Version 1. MINNICK, R.C., "A Survey of Microcellular Research", Journal of the Association for Computing Machinery", Vol. 14, No. 2, April 1967, pp. 203-241. SHOUP, R.G., "Programmable Cellular Logic Arrays", Ph.D dissertation, Carnegie-Mellon University, Pittsburgh, PA, March 1970 - Partial. SPANDORFER, L.M., "Synthesis of Logic Functions on an Array of Integrated Circuits", UNIVAC, Division of Sperry Rand Corporation, Blue Bell, PA, Contract AF 19 (628)2907, AFCRL 66-298, Project No. 464504, November 30, 1965. PING-TSUNG WANG et al., "A High Performance FPGA with Hierarchical Interconnection Structure", Institute of Electrical and Electronic Engineers, pp. 239-242, May 30, 1994. Motorola Product Brief, "MPA10XX Field Programmable Gate Arrays", pp. 4 pages total, September 27, 1993. KRAMBECK, R.H. "ORCA: A High Performance, Easy to Use SRAM Based Architecture", Wescon '93 record, pp. 310-320, September 20-30, 1993. BUFFOLI et al., "Dynamically Reconfigurable Devices used to Implement a Self-Tuning, High Performance PID Controller », IEEE 1989, pp. 107-112.		ţ		Filing Date:				
Examiner Initials* Cite Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the imm (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), published, city and //or country where published RICHARD CLIFF et al., "A Dual Granularity and Globally Interconnected Architecture for a Programmable Logic Device", Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, May 1993, pp. 7.3.1-7.3.5. Altera Corporation, Data Sheet, "Flex EPF81188 12,000-Gate Programmable Logic Device", September 1992, Version 1. MINNICK, R.C., "A Survey of Microcellular Research", Journal of the Association for Computing Machinery", Vol. 14, No. 2, April 1967, pp. 203-241. SHOUP, R.G., "Programmable Cellular Logic Arrays", Ph.D dissertation, Carnegie-Mellon University, Pittsburgh, PA, March 1970 - Partial. SPANDORFER, L.M., "Synthesis of Logic Functions on an Array of Integrated Circuits", UNIVAC, Division of Sperry Rand Corporation, Blue Bell, PA, Contract AF 19 (628)2907, AFCRL 66-298, Project No. 464504, November 30, 1965. PING-TSUNG WANG et al., "A High Performance FPGA with Hierarchical Interconnection Structure", Institute of Electrical and Electronic Engineers, pp. 239-242, May 30, 1994. Motorola Product Brief, "MPA10XX Field Programmable Gate Arrays", pp. 4 pages total, September 27, 1993. KRAMBECK, R.H. "ORCA: A High Performance, Easy to Use SRAM Based Architecture", Wescon '93 record, pp. 310-320, September 20-30, 1993. BUFFOLI et al., "Dynamically Reconfigurable Devices used to Implement a Self-Tuning, High Performance PID Controller », IEEE 1989, pp. 107-112.			A RACA	December 5, 2001				
of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume issue number(s), publisher, city and/or country where published RICHARD CLIFF et al., "A Dual Granularity and Globally Interconnected Architecture for a Programmable Logic Device", Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, May 1993, pp. 7.3.1-7.3.5. Altera Corporation, Data Sheet, "Flex EPF81188 12,000-Gate Programmable Logic Device", September 1992, Version 1. MINNICK, R.C., "A Survey of Microcellular Research", Journal of the Association for Computing Machinery", Vol. 14, No. 2, April 1967, pp. 203-241. SHOUP, R.G., "Programmable Cellular Logic Arrays", Ph.D dissertation, Carnegie-Mellon University, Pittsburgh, PA, March 1970 - Partial. SPANDORFER, L.M., "Synthesis of Logic Functions on an Array of Integrated Circuits", UNIVAC, Division of Sperry Rand Corporation, Blue Bell, PA, Contract AF 19 (628)2907, AFCRL 66-298, Project No. 464504, November 30, 1965. PING-TSUNG WANG et al., "A High Performance FPGA with Hierarchical Interconnection Structure", Institute of Electrical and Electronic Engineers, pp. 239-242, May 30, 1994. Motorola Product Brief, "MPA10XX Field Programmable Gate Arrays", pp. 4 pages total, September 27, 1993. KRAMBECK, R.H. "ORCA: A High Performance, Easy to Use SRAM Based Architecture", Wescon '93 record, pp. 310-320, September 20-30, 1993. BUFFOLI et al., "Dynamically Reconfigurable Devices used to Implement a Self-Tuning, High Performance PID Controller », IEEE 1989, pp. 107-112.				LITERATURE DOCUMENTS				
for a Programmable Logic Device", Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, May 1993, pp. 7.3.1-7.3.5. Altera Corporation, Data Sheet, "Flex EPF81188 12,000-Gate Programmable Logic Device", September 1992, Version 1. MINNICK, R.C., "A Survey of Microcellular Research", Journal of the Association for Computing Machinery", Vol. 14, No. 2, April 1967, pp. 203-241. SHOUP, R.G., "Programmable Cellular Logic Arrays", Ph.D dissertation, Carnegie-Mellon University, Pittsburgh, PA, March 1970 - Partial. SPANDORFER, L.M., "Synthesis of Logic Functions on an Array of Integrated Circuits", UNIVAC, Division of Sperry Rand Corporation, Blue Bell, PA, Contract AF 19 (628)2907, AFCRL 66-298, Project No. 464504, November 30, 1965. PING-TSUNG WANG et al., "A High Performance FPGA with Hierarchical Interconnection Structure", Institute of Electrical and Electronic Engineers, pp. 239-242, May 30, 1994. Motorola Product Brief, "MPA10XX Field Programmable Gate Arrays", pp. 4 pages total, September 27, 1993. KRAMBECK, R.H. "ORCA: A High Performance, Easy to Use SRAM Based Architecture", Wescon '93 record, pp. 310-320, September 20-30, 1993. BUFFOLI et al., "Dynamically Reconfigurable Devices used to Implement a Self-Tuning, High Performance PID Controller », IEEE 1989, pp. 107-112.			of the item (book, magazine, journal, seria	l, symposium, catalog, etc.), date, page		Translation ²		
MINNICK, R.C., "A Survey of Microcellular Research", Journal of the Association for Computing Machinery", Vol. 14, No. 2, April 1967, pp. 203-241. SHOUP, R.G., "Programmable Cellular Logic Arrays", Ph.D dissertation, Carnegie-Mellon University, Pittsburgh, PA, March 1970 - Partial. SPANDORFER, L.M., "Synthesis of Logic Functions on an Array of Integrated Circuits", UNIVAC, Division of Sperry Rand Corporation, Blue Bell, PA, Contract AF 19 (628)2907, AFCRL 66-298, Project No. 464504, November 30, 1965. PING-TSUNG WANG et al., "A High Performance FPGA with Hierarchical Interconnection Structure", Institute of Electrical and Electronic Engineers, pp. 239-242, May 30, 1994. Motorola Product Brief, "MPA10XX Field Programmable Gate Arrays", pp. 4 pages total, September 27, 1993. KRAMBECK, R.H. "ORCA: A High Performance, Easy to Use SRAM Based Architecture", Wescon '93 record, pp. 310-320, September 20-30, 1993. BUFFOLI et al., "Dynamically Reconfigurable Devices used to Implement a Self-Tuning, High Performance PID Controller », IEEE 1989, pp. 107-112.	0		for a Programmable Logic Device", Proc Circuits Conference, May 1993, pp. 7.3.1	reedings of the IEEE 1993 Custom : -7.3.5.	Integrated	RE		
SHOUP, R.G., "Programmable Cellular Logic Arrays", Ph.D dissertation, Carnegie-Mellon University, Pittsburgh, PA, March 1970 - Partial. SPANDORFER, L.M., "Synthesis of Logic Functions on an Array of Integrated Circuits", UNIVAC, Division of Sperry Rand Corporation, Blue Bell, PA, Contract AF 19 (628)2907, AFCRL 66-298, Project No. 464504, November 30, 1965. PING-TSUNG WANG et al., "A High Performance FPGA with Hierarchical Interconnection Structure", Institute of Electrical and Electronic Engineers, pp. 239-242, May 30, 1994. Motorola Product Brief, "MPA10XX Field Programmable Gate Arrays", pp. 4 pages total, September 27, 1993. KRAMBECK, R.H. "ORCA: A High Performance, Easy to Use SRAM Based Architecture", Wescon '93 record, pp. 310-320, September 20-30, 1993. BUFFOLI et al., "Dynamically Reconfigurable Devices used to Implement a Self-Tuning, High Performance PID Controller », IEEE 1989, pp. 107-112.						CEI EB 1		
Mellon University, Pittsburgh, PA, March 1970 - Partial. SPANDORFER, L.M., "Synthesis of Logic Functions on an Array of Integrated Circuits", UNIVAC, Division of Sperry Rand Corporation, Blue Bell, PA, Contract AF 19 (628)2907, AFCRL 66-298, Project No. 464504, November 30, 1965. PING-TSUNG WANG et al., "A High Performance FPGA with Hierarchical Interconnection Structure", Institute of Electrical and Electronic Engineers, pp. 239-242, May 30, 1994. Motorola Product Brief, "MPA10XX Field Programmable Gate Arrays", pp. 4 pages total, September 27, 1993. KRAMBECK, R.H. "ORCA: A High Performance, Easy to Use SRAM Based Architecture", Wescon '93 record, pp. 310-320, September 20-30, 1993. BUFFOLI et al., "Dynamically Reconfigurable Devices used to Implement a Self-Tuning, High Performance PID Controller », IEEE 1989, pp. 107-112.			MINNICK, R.C., "A Survey of Microcell Computing Machinery", Vol. 14, No. 2,	ular Research", Journal of the Asse April 1967, pp. 203-241.	ociation for	VEI		
Circuits", UNIVAC, Division of Sperry Rand Corporation, Blue Bell, PA, Contract AF 19 (628)2907, AFCRL 66-298, Project No. 464504, November 30, 1965. PING-TSUNG WANG et al., "A High Performance FPGA with Hierarchical Interconnection Structure", Institute of Electrical and Electronic Engineers, pp. 239-242, May 30, 1994. Motorola Product Brief, "MPA10XX Field Programmable Gate Arrays", pp. 4 pages total, September 27, 1993. KRAMBECK, R.H. "ORCA: A High Performance, Easy to Use SRAM Based Architecture", Wescon '93 record, pp. 310-320, September 20-30, 1993. BUFFOLI et al., "Dynamically Reconfigurable Devices used to Implement a Self- Tuning, High Performance PID Controller », IEEE 1989, pp. 107-112.	-				Carnegie-			
Interconnection Structure", Institute of Electrical and Electronic Engineers, pp. 239-242, May 30, 1994. Motorola Product Brief, "MPA10XX Field Programmable Gate Arrays", pp. 4 pages total, September 27, 1993. KRAMBECK, R.H. "ORCA: A High Performance, Easy to Use SRAM Based Architecture", Wescon '93 record, pp. 310-320, September 20-30, 1993. BUFFOLI et al., "Dynamically Reconfigurable Devices used to Implement a Self-Tuning, High Performance PID Controller », IEEE 1989, pp. 107-112.			Circuits", UNIVAC, Division of Sperry I 19 (628)2907, AFCRL 66-298, Project No.	Rand Corporation, Blue Bell, PA, C 464504, November 30, 1965.	Contract AF			
krambeck, R.H. "Orca: A High Performance, Easy to Use Sram Based Architecture", Wescon '93 record, pp. 310-320, September 20-30, 1993. BUFFOLI et al., "Dynamically Reconfigurable Devices used to Implement a Self-Tuning, High Performance PID Controller », IEEE 1989, pp. 107-112.			Interconnection Structure", Institute of E					
Architecture", Wescon '93 record, pp. 310-320, September 20-30, 1993. BUFFOLI et al., "Dynamically Reconfigurable Devices used to Implement a Self-Tuning, High Performance PID Controller », IEEE 1989, pp. 107-112.				d Programmable Gate Arrays", p	p. 4 pages			
Tuning, High Performance PID Controller », IEEE 1989, pp. 107-112.					ed .			
DEVADAC C "Region Decomposition of Programmable Logic Arraya" IEEE 1000			, , ,	•	a Self-			
pp. 2.5.1-2.5.5.				of Programmable Logic Arrays", I	EEE 1988,			
VIDAL, J., "Implementing Neural Nets with Programmable Logic", IEEE 1988, pp. 50-53.	D			with Programmable Logic", IEEE 1	988, pp. 50-			

Examiner Signature Date Considered 09/15/01

^{*}Examiner: Initial if reference considered whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

¹Unique citation designation number. ²Applicant is to place a check mark here if English language Translation is attached.

Substitute for Form 1449A/PTO (Modified) (use as many sheets as properties)						Attorney Docket No.: Application Number: 1207P006D 10/021,744			
Page 5 of 5	E FI	B 1 1 2	m 8			First Named Inventor: Benjamin S. Ting			
	E.	. •			•	Filing Date:			
December 5, 2001									A
OTHER ART – NO PATENT LITERATURE DO							UMENTS		
Examiner Cite Initials* No1								Translation ²	
		YACHYANG SUN et al., "An Area Minimizer for Floorplans with L-Shaped Regions", 1992, Int'l. Conference on Computer Design, pp. 383-386.							
1	A	TMEL	Corpora	tion, "Fiel	d Programm	able Gate Arrays - AT	6000 Series",	1993.	
		DAVE BURSKY, "Fine-Grain FPGA Architecture Uses Four Levels of Configuration Hierarchy", Electronic Design, pp. 33-34, October 1, 1993.							٠.
	1	DICK L. LIU et al., "Design of Large Embedded CMOS PLA's for Built-In Self-Test", IEEE 1988, pp. 50-53.						·	
	Xilinx, "The Programmable Gate Array Data Book", 1992								
/.						nce Fine-Grained Appr 5, September 28-30, 19		M based	·
	H	ligh Per	formanc	e Field Pro	ogrammable	Reconfigurable Cell A Gate Arrays", Proceec May 1993, pp. 7.2.1-7.	lings of the Π		
- AP			al., "A N ure", pp		•	Very Low Cost Repro	grammable F	PGA	
							REC	EIVED)
				· · · · · · · · · · · · · · · · · · ·	. , , ,		FEB	1 5 2002	
)					Technology	Center 210	0
Everine	//		W)			Date		
Examiner			7				Considered	09//	0/0-6

*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

¹Unique citation designation number. ²Applicant is to place a check mark here if English language Translation is attached.